Welcome

芯片验证基础 验证框架 以FIFO为例 先用picker工具将Verilog转化为对应语言的dut(这里是Python). --rw 1写入波形文件, -c开启覆盖率: picker export FIFO.v --sname FIFO -w FIFO.fst --lang python --sim verilator --rw 1 -c pytest运行python写的测试: python -m pytest . -sv --toffee-report 如果用--toffee-report选项, 每次运行会在reports/生成覆盖率报告与波形文件 testcase and fixture 用pytest运行装饰符所标志的testcase, fifo_env为环境, fi...

see https://deepwiki.com/YosysHQ/yosys 工作流程 Subsystem Function Data Format yosys_setup Initialize environment - run_frontend Read in HDL HDL source → AST → RTLIL run_pass Transform/optimize design RTLIL run_backen...

嵌入式系统与设计方法学 未经测试的模块都是错误的 错误必须尽早解决 模块的选用与系统的优化必须基于评估 什么是嵌入式系统 Embedded computing system: Any device that includes a programmable computer but is not itself a general-purpose computer 嵌入式系统的组成: 模拟元件: sensors, actuators, etc. ADC/DAC 数字元件: processors, Coprocessors, Memories, Buses; Controllers, Application Specific Hardw...